![]() |
|||||||
|
|||||||
![]() |
MAX8215CSD资料 | |
![]() |
MAX8215CSD PDF Download |
File Size : 116 KB
Manufacturer:MAXIM Description:This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE1 is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corre- sponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within tco if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. |
相关型号 | |
◆ ADP3335ARMZ-5 | |
◆ LTC4414EMS8 | |
◆ LTC1968CMS8 | |
◆ LTC1871EMS | |
◆ LTC3548AEMSE | |
◆ LTC1412CG/IG | |
◆ LTC1562IG | |
◆ LTC1562CG | |
◆ AD7705BRZ | |
◆ ADM3053BRWZ |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:MAX8215CSD 厂 家:MAXIM 封 装:SOP 批 号:07+ 数 量:502 说 明:100%真实库存,原装,部分现货 |
|||||
运 费: 所在地:深圳 新旧程度: |
|||||
联系人:陈小姐 |
电 话:0755-83605789 |
手 机:13428979109 |
QQ:656259901,307704921 |
MSN:chenqiongxia18@126.com |
传 真:0755-23816523 |
EMail:656259901@qq.com |
公司地址: 广东深圳市福田区华强北(振华路)赛格高科德电子市场A1848室 |