 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| L4970资料 | |
|
L4970 PDF Download |
|
File Size : 116 KB
Manufacturer:ST Description:Differential output for the synthesizer. LVPECL interface levels. Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low, and the inver ted outputs nFOUTx to go high. When logic LOW, the internal dividers and the outputs are enabled. Asser tion of MR does not affect loaded M, N, and T values. LVCMOS / LVTTL interface levels. Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels. Controls transition of data from shift register into the dividers. LVCMOS / LVTTL interface levels. Analog supply pin. Selects between cr ystal or test inputs as the PLL reference source. Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW. LVCMOS / LVTTL interface levels. Test clock input. LVCMOS / LVTTL interface levels. Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divider value. LVCMOS / LVTTL interface levels. Determines whether synthesizer is in PLL or bypass mode. LVCMOS / LVTTL interface levels. |
|
| 相关型号 | |
| ◆ ADP3335ARMZ-5 | |
| ◆ LTC4414EMS8 | |
| ◆ LTC1968CMS8 | |
| ◆ LTC1871EMS | |
| ◆ LTC3548AEMSE | |
| ◆ LTC1412CG/IG | |
| ◆ LTC1562IG | |
| ◆ LTC1562CG | |
| ◆ AD7705BRZ | |
| ◆ ADM3053BRWZ | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：L4970 厂 家：ST 封 装：DIP 批 号：07+ 数 量：1408 说 明：100%真实库存，原装，部分现货 |
|||||
|
运 费： 所在地：深圳 新旧程度： |
|||||
| 联系人：陈小姐 |
| 电 话：0755-83605789 |
| 手 机：13428979109 |
| QQ：656259901,307704921 |
| MSN：chenqiongxia18@126.com |
| 传 真：0755-23816523 |
| EMail：656259901@qq.com |
| 公司地址： 广东深圳市福田区华强北（振华路）赛格高科德电子市场A1848室 |
